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Abstract 
This paper describes a low-power programmable DSP 
architecture that targets audio signal processing. The ar- 
chitecture can be characterized as a heterogeneous multi- 
processor consisting ofsmall and simple instruction setpro- 
cessors called mini-cores that communicate using message 
passing. 
The processors are tailoredfor different classes of$lter- 
ing algorithms (FIR, IIR, N-LMS etc.), and in a typical sys- 
tem the communication among processors occur at the sam- 
pling rate only. The processors are parameterized in word- 
size, memo y-size, etc. and can be instantiated according to 
the needs of the application at hand using a normal synthe- 
sis based ASICdesignflow To give an impression ofthe size 
of aprocessor we mention that one of‘the FIR processors in 
a prototype design has I6 instructions, a 32 word x I6  bit 
program memory, a 64 word x 16 bitdata memory anda 25 
word x 16 bit coeficient memory. 
Early results obtainedfrom the design of aprototype chip 
containingjlter processors for a hearing aid application, 
indicate apower consumption that is an order ofmagnitude 
better than current state of the art low-power audio DSP’S 
implemented using full-custom techniques. This is due to: 
( I )  the smallsize of theprocessors and (2) a smaller instruc- 
tion countfor a given task. 
1. Introduction 
The growing demand for increasingly sophisticated 
portable computing and communication devices is the 
main driving force behind research in low-power VLSI 
design. The design of these future single-chip, full-function 
processing devices require flexibility and re-usability 
which calls for programmable processor-based solutions. 
Unfortunately programmability and energy-efficiency 
are conflicting goals as illustrated in figure 1: dedicated 
Flexibilily 
t n 
t
Power 
Figure 1. Power versus flexibility. 
U  
hardwired circuits (ASICs) offer low-power consumption, 
high speed, and small area but they are not flexible. Even 
a small change in function calls for a redesign and the 
fabrication of a new chip. At the other end of the spectrum 
are DSP’s, and general purpose microprocessors (pP). 
Ideally one would want the power efficiency of a hard- 
wired ASIC solution while maintaining the flexibility of a 
programmable processor, and the “territory” between the 
hardwired ASICs and the general purpose DSP’s attracts 
a significant amount of research interest [2, 11, 13, 4, 61. 
One camp attacks the problem from the DSP side and ad- 
vocates so-called ASPS - application specijc processors: 
i.e. specialized instruction set processors that are optimized 
for a given setldomain of algorithms. Another camp at- 
tacks the problem from the ASIC-side and provides the 
designeriprogrammer with a set of RTL-level components 
(register files, multipliers, adders etc.) and a (dynamically) 
reconfigurable network that allow arbitrary data-flow types 
of computing structures to be formed. 
From a hardware implementation perspective these solu- 
tions can be characterized as coame grained and fine grained 
respectively. In this paper we propose an architecture that 
falls between the two, but with an ASP flavor. 
The application domain we are considering: audio sig- 
nal processing - and more specifically digital hearing aids; 
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is characterized by extremely low power consumption re- 
quirements. Total power consumption in the order of 0.5 - 
1 .O mW (at 1 .O V supply) is typical. For this reason, many 
commercial hearing aids are based on hardwired ASIC so- 
lutions (including the recently published [7]) but fully pro- 
grammable DSP-based solutions are also starting to emerge 
[a 
The work described in this paper is an attempt to de- 
velop a programmable platform whose energy efficiency ap- 
proaches that of a dedicated ASIC. The work is done at DTU 
as part of a formal collaboration between Oticon Inc. and 
DTU on low power signal processing. The contributions of 
the 3rd and 4th author relates to their M.Sc. projects at DTU. 
The purpose of this paper is to present the architecture, to 
elaborate on the design and implementation of a prototype, 
and to evaluate the power consumption and to compare it 
with some (published) alternatives. The specific test-chip 
that we present includes some representative parts of a hear- 
ing aid; but the test-chip is not a complete solution. The pur- 
pose of designing and implementing a test-chip is to prove 
the concept and to obtain confidence in the area, speed and 
power figures estimated by our CAD tools. 
The paper is organized as follows. Section 2 presents 
the baseline for our work and the overall architecture of the 
proposed solution. Section 3 puts the proposed architecture 
in perspective by discussing some related work. Sections 4 
and 5 elaborate on the architecture and its implementation. 
Section 6 presents a prototype chip that has been designed 
to evaluate the concept. Section 7 presents the power con- 
sumption results and compares with existing low-power au- 
dio DSP’s. Finally section 8 concludes the paper. 
2. Overall architecture 
The design of an audio signal processing application (as 
for example a hearing aid) usually starts with a specification 
in Matlab - often in the form of a complex Simulink data- 
flow structure of filters and other signal processing blocks 
that communicate at the sampling rate: FIR, IIR, N-LMS, 
Viterbi, FFT, etc. The idea is to provide a platform com- 
posed of simple instruction set processors called mini-cores 
each optimized for one of these classes of algorithms, and 
to provide a communication network that supports message 
passing among processors as shown in figure 2. 
Because the mini-cores are small and specialized, be- 
cause the necessary data structures are kept locally inside 
the processors, and because the processors communicate at 
moderate rates (as compared with the intemal clock rate) 
such an implementation will potentially be very power ef- 
ficient. The other desired feature - flexibility - is provided 
through a multitude of different processors. Furthermore 
such an architecture is inherently modular: It is a simple task 
to add new mini-cores, and the message passing approach to 
Figure 2. The mini-core system architecture. 
communication, makes it a simple task to fit in general pur- 
pose microprocessor- and DSP cores as well. 
Designing a mini-core based platform for a given appli- 
cation involves instantiating different processors as well as 
different versions of some of the processors. To enable this 
we envision a traditional synthesis-based ASIC design flow, 
where (parameterized) VHDL descriptions of the different 
processors are mapped into netlists of standard cells. This 
soft-macro approach has further advantages: (1)  it allows 
the integration of other proprietary circuits on the same chip, 
and (2) the implementation is foundry independent. 
The general trend in design of portable battery powered 
applications i s  that low power consumption is the main con- 
cern, while area and in particular speed are less of a concern. 
The proposed architecture is in line with this. It consists of a 
multitude of relatively small dedicated processors. The pro- 
cessors may not be active all the time and if the same plat- 
form i s  used in different products there may even be unused 
processors. For this reason, the processors are designed to 
have zero dynamic power consumption when idle. 
3. Related work 
A related approach is taken in the Pleiades project [2, 
11, 131. Here an on-chip general purpose microprocessor 
(ARM8) is augmented with an array of heterogeneous pro- 
grammable units called “satellite processors” that are con- 
nected by a reconfigurable network. While the micropro- 
cessor supports the control-intensive components of the ap- 
plications, repetitive and regular data-intensive loops are di- 
rectly mapped onto the array of satellites by downloading 
some parameters and by configuring the interconnections 
between them. A typical satellite processor in this approach 
would be a multiply-accumulate unit, a memory or an ad- 
dress generator, and the configuration of the satellite pro- 
cessors corresponds to wiring up a dedicated data-flow cir- 
cuit. To accommodate the need for non-numerical computa- 
tions the chip also has a block of traditional fine-grain FPGA 
logic. Because the communication rate between the satellite 
processors is rather high - typically close to the clock rate, 
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the interconnection network is highly optimized, exploiting 
low-swing full-custom circuitry [ 141. In this respect our ap- 
proach is different: the stored-program instruction set pro- 
cessors keep data structures and operator modules local, and 
the inter processor communication typically occur at a rate 
that is close to the sampling rate. 
Another related work is [4] where an instruction set pro- 
cessor with a configurable datapath is presented. The appli- 
cation domain covers various wireless communication stan- 
dards. The datapath basically consists of simple functional 
units: multipliers, ALUs and shifters. The instruction set 
of this architecture can be extended with macro-operations 
that can configure a compound computational unit using the 
basic functional units. These macro-operations look like 
the LMS and FIRS instructions found in the TMS320C54x 
DSP processor. The output of any functional unit can be in- 
put to another by a configurable feedback path. In our ap- 
proach, we also have compound functional units to decrease 
the instruction count of sophisticated DSP algorithms, but 
we avoid the complexity of configurable structures. For in- 
stance, a dedicated dual-multiply-accumulate unit exists in 
the IIR mini-core in order to handle biquad filters efficiently. 
Finally, it is relevant to mention a couple of state of the 
art low-power DSP’s intended for audio applications. The 
designs presented in [SI and [5] all use a variety of full- 
custom circuit techniques, and some of them even use dual 
processes to obtain high speed and low standby power 
consumption at the same time. The Coyote processor de- 
veloped by GN Resound and Audiologic is among the most 
power efficient designs inexistence today [6,1]. This design 
significantly resembles a general purpose DSP architecture 
with optimizations that emphasize audio signal processing. 
It has a specialized instruction set and a datapath with a spe- 
cial multiply accumulate unit called PMAC. Compared with 
our approach it is a much more coarse grained processor, and 
when it comes to power efficiency it benefits from its full- 
custom implementation and (like any other traditional gen- 
eral purpose DSP) it suffers from its size and from its gen- 
erality. 
4. Mini-cores 
This section gives an overview of the design philosophy 
for mini-cores and present two particular implementations. 
4.1. Introduction 
Each mini-core has a customized datapath for a partic- 
ular class of algorithm. For instance the FIR mini-core 
employs an add-multiply-accumulate unit for linear phase 
filters. Likewise the IIR mini-core has a dual-multiply- 
accumulate unit to handle biquad sections in fewer clock cy- 
cles. On top of these customized datapaths, the instruction 
sets of both mini-cores are extremely simple and small. 
c I I I 
Figure 3. An interpolated FIR filter used in 
hearing aids. 
The mini-cores are initialized before run-time by down- 
loading programs and data constants as well as routing pa- 
rameters to the interconnect network. The initialization is 
done using a configuration bus not shown in figure 2. The 
bus effectively maps all register files and all data, con- 
stant, and program memories into one random access ad- 
dress space. The configuration bus can also be used for test- 
ing purposes. 
4.2. The FIR mini-core 
The computations done by the FIRmini-core consists of a 
series of multiply-accumulate steps to compute the output of 
a FIR filter. The operands are filter coefficients and samples 
stored in a delay-line. For audio applications it is often de- 
sirable to use linear-phase filters. The coefficients for such a 
filter are symmetric around the midpoint of the impulse re- 
sponse. A linear-phase filter can thus be implemented effi- 
ciently by a folded structure, where two samples from the 
delay-line are added before being multiplied with the cor- 
responding coefficient. Interpolated filters are often used in 
filter banks. An interpolated filter has a large number of ab- 
sent taps. Figure 3 shows an example of a linear phase in- 
terpolated FIR filter that we have studied in previous work 
[9, 101. The filter in figure 3 produces two outputs that have 
symmetry with respect to the half-band frequency ~ / 2 .  
switch clr, 0 
receive tmpl, 0 
mov regdm. tmpl : 
asmacc clr, 2 
asmacc 2 
asmacc 1 
macc comp, fin, 5; 
noP 
send macc, 10 ; 
send comp, 20 ; 
Switch to filter 0 
Receive sample 
Move sample to delay-line 
First macc with 
clear of macc register. 
Final macc. Generate 
complementary output and 
adjust pointers. 
Delay-slot. 
Send output . . .  
and complementary output. 
instructions dedicated to ordinary The FIR mini-core has 
filters (macc) and linear-phase filters (asmacc). These in- 
structions automatically update the pointers into the delay- 
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line and the list of coefficients and are thus very power- 
ful for this particular application. The mini-core can also 
switch between filters using a single instruction ( s w i  tch). 
The above program implements a small linear-phase filter of 
length 11 with seven non-zero coefficients. The numeric ar- 
guments to the macc and asmacc instructions are used to 
skip taps with zero coefficients. 
Filters implemented on the FIR mini-core typically use 
significantly fewer instructions per sample as compared to 
a DSP processor. This is mainly due to the mini-core being 
able to skip coefficients with taps that are zero, but also be- 
cause the overhead associated with switching from one filter 
to the next is only a single instruction. Therefore, a filter im- 
plemented on a FIR mini-core has a much lower instruction 
count than a traditional DSP implementation. 
The datapath for the FIR mini-core is shown in figure 4. 
As seen in the figure, the mini-core has four different mem- 
ones, each with a specific purpose. The delay-line mem- 
ory has two read ports, which are used in linear-phase fil- 
ter implementations. The filter memory holds the parame- 
ters that specify a FIR filter. These are: the length of the 
filter; a pointer to the base of a coefficient array; an index 
into the coefficient array; a pointer to the base of the delay- 
line; and two indices into the delay-line. The datapath is a 
simple two-stage pipeline. The first stage handles the fetch 
and decode of instructions and the second stage handles the 
multiply-accumulate computation. 
4.3. The IIR mini-core 
High order IIR filters are usually realized by a serial 
and/or parallel combination of low order IIR filters, to alle- 
viate coefficient quantization sensitivity of the filter in ques- 
tion. The basic element for implementing a high order IIR 
filter is a second order IIR filter of direct form I1 implemen- 
tation as shown in figure 5, known as a “biquad.” 
The IIR mini-core has a dual-multiply-accumulate unit 
that enables the computation of an entire biquad section in 
two clock cycles. Basically it is a combinational unit that 
computes two multiplications and adds both results of the 
multiplications and the accumulator. 
Another feature of the IIR mini-core that differentiates 
Figure 4. Block diagram of the FIR mini-core. 
Figure 5. A biquad section. 
it from a DSP processor is the specialized register file used 
to store the delay elements of a biquad section. As shown 
in figure 6 the register file is implemented as a set of two- 
word shift-registers. The address input controls which reg- 
ister pair to read. The shift-register pair implementation of 
a biquad stage is a direct mapping of the delay elements in 
figure 5 to hardware. 
The IlR datapath is shown in figure 7. The design has 
separate memories for storing programs and coefficients. 
The shift-add unit in the datapath is used for scaling input 
and/or output as well as implementing biquad sections that 
has a small number of ’ 1 ’s in their coefficients. 
The IIR mini-core executes a biquad section, using a sin- 
gle instruction called biq. The following program shows a 
4th order cascaded IW filter implementation, 
receive rl, 0 ; Receive sample to rl 
biq wO.rZ,rl : Compute biquad 1, 
biq wl,r3,r2 ; Compute biquad 2, 
send r3, 4 ; Send output . . .  
5. Interconnect network 
The mini-cores communicate over a network using mes- 
sage passing supported by send and receive instruc- 
tions. Only point-to-point channels are supported. 
Each mini-core has a number of input buffers, corre- 
sponding to the input channels, and an output buffer that is 
shared by the output channels. Depending on its topology 
Data 
T - - - - - -  - - - - - - -  .e, : w(n-1) I O   
Adl*elll .... - v -  ~_.. .i: _ _ _ _ _ _  8 .  ~. . -4.. . . . .f I 
REGISTER PAIR SELECT TREE 
Selecled register pair 
Figure 6.  Register file implementation. 
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Figure 7. Block diagram of the IIR mini-core. 
I Mini-core 
FIR1 
FIR2 
FIR3 
IIRl 
IIR2 
IIR3 
the network may provide additional buffering. Because of 
this buffering the exchange of a message does not synchro- 
nize the two communicating mini-cores. A mini-core exe- 
cuting a receive instruction goes to “sleep” until the re- 
quested data item shows up at the specified channel. Like- 
wise a mini-core executing a send instruction halts until the 
network consumes the data item in the output buffer. These 
sleeping modes are handled by clock gating at the module 
level. A mini-core is only clocked when necessary, and this 
results in significant power savings. 
The send and receive buffers described above are part of 
an “interface” module as shown in figure 8. The interface 
module provides an abstraction level to the mini-core de- 
signer, and separates the design and topology of the inter- 
connection network from the mini-core. 
The choice of interconnect should be made based on the 
communicationrequirements of the system. For a few mini- 
cores that communicate few messages in a sample period, 
a simple bus structure is often sufficient. If the number of 
nodes is increased the limited bandwidth and in particular 
the capacitive load ofthe shared bus may become a problem. 
To solve this, an interconnect structure that allows several 
simultaneous transfers such as a torus network may be used. 
In addition to the improved bandwidth, the torus also has a 
well-balanced capacitive load distribution to all nodes and 
Data Instruction Coefficient ] 
Memory Memory Memory 
words x bitq words x bits words x bits 
118x16 41x16 16x16 
93x16 32x16 16x16 
64x16 32x16 25x16 
4x20 32x13 4x12 
8x20 32x14 8x1 2 
16x25 64x 15 16x20 
Interconnect 
~Bus,Tonoetc.) 
I-tl Minicore 
Figure 8. The mini-core is connected to the 
nodes of the interconnect structure via an in- 
terface module. 
therefore represents a good power efficient solution. We are 
currently working on such scalable interconnect structures. 
The test chip described in the next section has a bus based 
interconnect network with a simple round robin arbitration 
scheme (based on a circulating token). 
6. Test chip 
To assess the feasibility of our approach, we designed a 
test chip with 6 mini-cores, 3 FIR, and 3 IIR. The mini-cores 
are instantiated with different memory sizes and will run 
parts of a non-trivial industrial application. Table 1 shows 
some of the parameters that are set during mini-core instan- 
tiation. Typical filter examples are used to determine these 
parameters. The Data Memory field for FIR type mini-cores 
shows the sizes of delay-line memories whereas for IIR type 
mini-cores, that field represents the sizes of biquad register 
files. 
To measure the power consumption of the network and 
the mini-cores individually, separate power and ground pins 
are added to the pin configuration. The communication net- 
work is also available at the pins, allowing a possible exten- 
sion to the number of mini-cores outside the chip. For in- 
stance, even a micro-controller could be added to the sys- 
tem. 
A layout of the test chip is shown in figure 9. The test chip 
is implemented using STMicroelectronics standard cell li- 
brary with a minimum feature size of 0.25pm. The core area 
is approximately 5mm2 and contains 520 K transistors, 
7. Results 
We have evaluated the power consumption of the mini- 
cores by simulating the gate-level netlists. The resulting 
switching-activity information was then used by the Synop- 
sys toolset, to estimate the power consumption. Our pre- 
layout estimations are based on statistic wire load models. 
A previous design experience showed a +lo% discrepancy 
between wire load and RC back-annotated post-layout esti- 
mations. The simulations are done at 1.8 Volt supply volt- 
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Figure 9. Floorplan of the test chip. 
age. As we target operation at 1 Volt we have scaled the re- 
sults. 
Table 2 lists the power consumption of two individual 
minicores: an FIR mini-core running a filter of length 64 
with 25 non-zero coefficients, and an IIR mini-core running 
two biquad sections. We assume a sampling frequency of 
16 kHz, and the clock rates stated in table 2 is simply “in- 
struction count” x “sampling clock” - i.e., the minimum 
possible clock rate that will allow the min-cores to cope 
with a 16 kHz stream of samples. The Power per MIPS fig- 
ures relate to the discussion about alternative DSP designs 
later in this section. 
Texas Instruments have documented the power perfor- 
mance of their TMS320C54x family of processors in [ 121. 
Using information from this document combined with sam- 
ple programs from Texas Instruments [3] ,  we have estimated 
the instruction count and power consumption for a C54x ex- 
ecuting the same FIR and IIR filters at the same 16 kHz sam- 
plingrate. The estimation is fairly rough, but at least it gives 
an indication of how a mini-core performs compared to a 
DSP processor (that is also fabricated in a 0.25 pm CMOS 
process). The measurements in [12] are done at a supply 
voltage of 3 Volt, and we have scaled them to 1V to enable 
comparison, table 2. 
As seen from table 2 the FIR mini-core consumes only 
7.8 % of the power consumed by the C54x. This huge power 
saving is due to two factors: (1) the FIR mini-core requires 
3.5 times fewer instructions for the same task, and (2) each 
FIR mini-core instruction consumes 3.6 times less energy 
(despite the fact that it does more). For the IIR mini-core 
the picture is even more favourable. Its power consumption 
is only 4.2 % of the corresponding figure for the C54x. It ex- 
ecutes 4.9 times fewer instructions and has a 4.7 times lower 
energy/instruction figure. 
FIR filter 
Inst. per sample: 
Clock frequency: 
Power for task @ 1V: 
Power per MIPS 
Inst. per sample: 
Clock frequency: 
Power for task @ 1V: 
Power per MIPS 
IIR filter 
FIR mini-core 
30 
480 kHz 
101 pW/MHz 
IIR mini-core 
12 
192 lcHz 
10.5 pW 
54 pW/MHz 
48.5 pw 
lTC54X 
106 
1696 kHz 
621 p W  
366 pW/MHz 
TI-C54x 
59 
994 KHz 
251 pW 
265 yW/MHz 
Table 2. Power consumption of different fil- 
ter implementations assuming a 16 KHz sam- 
pling rate. The figures for the FIR mini-core 
and the IIR mini-core can be compared with 
similar figures for a TI-C54x DSP. All figures 
assume a supply voltage of 1 .OV. 
In summary the absolute power efficiency of the mini- 
cores is around 50-100pW/MIPS (for relatively complex in- 
structions), and in relative terms the power efficiency of the 
mini-core approach is 15-20 times better than the TI-C54x. 
This discussion illustrates the difficulty of making a fair 
comparison of altemative designs. Many articles on low 
power DSP architectures only state energy-per-instruction 
measures like: MIPS/W (mega instructions per second per 
Watt), MOPS/W (mega operations per second per watt) 
or MMACs/W (mega multiply-accumulates per second per 
Watt). These figures should be taken with some care as they 
completely ignore the instruction-count-per-task issue. A 
fair comparison requires one or more real benchmarks for 
which one can estimate the energy consumption. Unfortu- 
nately such information is generally unavailable, and for a 
comparison with more recent designs aiming specifically for 
low power we have to restrict to the energy-per-instruction 
figures. 
The Coyote DSP processor [6] is specifically designed 
for audio signal processing and low power consumption. 
It was originally implemented in a 0.50 p m  CMOS pro- 
cess, but it has been re-implemented in 0.25 pm technol- 
ogy where it consumes 100 p W / M I P S  [l]. The authors 
of IS]  achieve 210pW/MHz in a 0.35 pm dual 6 CMOS 
technology. The benchmark application consists of mainly 
MAC instructions. A 0.5 pm multi-threshold CMOS DSP 
by [8] offers 1.1 mW/MHz while running MACS. All these 
designs involve full-custom layout, and can be character- 
ized as “optimized” DSP’s where an instructiontypically in- 
volves one multiply-accumulate operation and some address 
pointer updating. Furthermore they all owe a great deal of 
their power efficiency to low-level full-custom circuit im- 
plementations. 
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To complete the picture we mention that an implementa- 
tion of the Pleiades architecture achieves 10- l OOMOPSimW 
[13], corresponding to 10-100 pWIMOPS, and that a 
hardwired fully synthesized hearing aid IC achieves 14.4 
pWA4OPS [7]. For these designs it is rather unclear what is 
meant by an "instmction" or an "operation," and it is there- 
fore unclear how to compare with our design. The mini- 
cores consume approximately 50- 100 pW/MHz but they ex- 
ecute 3-4 times fewer instructions than a traditional DSP for 
the same task (table 2) hinting that 15-30 pWMOPS is per- 
haps more realistic for comparison with [13, 71. 
Furthermore, it is important to stress that the mini-core 
design presented here is a first attempt - its purpose is to 
prove the concept. The prototype chip is 100 % synthesized, 
uses latch-based memories, standard Synopsys designware 
multipliers and adders, and it is implemented in a standard 
cell library that is not optimized for low power. We believe 
that by re-implementing the design in a low power standard 
cell library and by optimizing the multiply-accumulate and 
memory modules in both designs, it is possible to reduce the 
power consumption by a factor of two. 
8. Conclusion 
This paper presented a low-power programmable DSP 
architecture that targets audio signal processing. The appli- 
cation domain covers different classes of filtering algorithms 
(FIR, IIR, N-LMS etc.). The architecture is a heteroge- 
neous multiprocessor consisting of small and simple instruc- 
tion set processors that communicate using message pass- 
ing. These processors called mini-cores are tailored to par- 
ticular classes of algorithms from the application domain. 
The mini-cores are parameterized in word-size, memory- 
size, etc. and can be instantiated according to the needs of 
the application at hand using a normal synthesis based ASIC 
design flow. 
Early results obtained from the design of a prototype chip 
indicate a power consumption that is an order of magnitude 
better than current state of the art low-power audio DSP's 
implemented using full-custom techniques. This is due to: 
(1) the small size of the mini-cores and (2) a smaller instruc- 
tion count for a given task. 
When comparing with a state of the art hardwired synthe- 
sized hearing aid IC [7] or the dynamically reconfigurable 
Pleiades architecture [ 131 implemented using highly opti- 
mized circuitry including low swing interconnect, the mini- 
core architecture has a comparable but slightly higher power 
consumption. However, as indicated in the previous sec- 
tion, we expect to optimize the design further. In addition 
it should be stressed that the mini-core platform is both pro- 
grammable and implemented using standard cells and a syn- 
thesis based design flow. 
The work presented here represents a first step. Fu- 
ture work will include implementing an LMS mini-core and 
adding a general purpose microprocessor or DSP such that 
a full hearing aid application can be implemented and com- 
pared with an existing solution. Future work also includes 
tools for mapping applications onto a mini-core based plat- 
form. 
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